(RGC) [l] structure of MOS transistors . However, the RGC-structure triode multipliers reported to date require a core of four MOS transistors operated in the triode region [3, 61. In this Letter, we propose the use of only two triode MOS transistors with the RGC structure to implement the multiplier that has a much simpler configuration than those of [3, 61 by using the inherent property that MOS transistors are bi-directional (or symrnetric) devices. Additionally, all the MOS transistors of this multiplier do not require individual wells and thus a saving of chip area results. transconductance that is linear in Vh. As was shown in [3] , four of these transconductors can be combined with a current mirror to form a four-quadrant multiplier. A similar multiplier is also described in [6] by introducing level shifters into the RGC circuits. Note that those RGC-structure triode multipliers require a core of four MOS transistors operated in the triode region to create fourquadrant multiplication. The general arrangement of the proposed CMOS four-quadrant multiplier is illustrated in Fig. 2 . The principle of this multiplier can he recognised as follows. First, the RGCstructure triode transconductor of 
Therefore a four-quadrant multiplier is obtained. Note that the body (or substrate) terminals of M1 and M2 must connect to Vss to allow bi-directional currents. Hence, they need not be fahricated in individual wells, which results in a saving of chip area. Conceptually, the core structure of this multiplier is very similar to the transconductor proposed in [5] . However, the currents of MI and M2 in [SI are forced to he unidirectional, although currents in MOS transistors can flow bi-directionally. By contrast, this new CMOS triode multiplier, inspired by [3, 5, 61 , expands the concept of [SI into a four-quadrant multiplier by applying the hi-directional property of MOS transistors. Accordingly, most of the features of [5] are preserved in this multiplier, such as the reduced effects of V , mismatch and substrate noise, the suitability for low supply voltage operation, and the very large handwidth. While preparing this Letter, a low voltage CMOS four-quadrant multiplier that also uses an analogous structure to Liu [8] was found. However, note that the circuit of Liu has a problem of unequal voltage-shifting in its unity-gain buffers due to the unavoidable V r mismatch effect when all nMOS devices share the same hulk (connected to Vss). Fortunately, this limitation is greatly reduced in our circuit, owing to the RGC structures. To guarantee triode operation of transistors MI and M2, the following constraints should be satisfied:
where Vr is the bulk dependent threshold voltage of MI and M2. The complete circuit diagram of the proposed multiplier is shown in Fig. 3 , where M9 -M18 form the three differential amplifiers in Fig. 2 according to [3] and the output current I,, is converted to an output voltage V, , , through the connection of two 1 kC2 load resistors. This circuit has been simulated using PSpice with a level I1 model of a standard 2 p n CMOS process. The width-to-length ratios of all transistors used in the simulation are listed in Table 1 , , , 
Introduction:
In electronic circuit manufacturing, postfabrication tuning is often required to bring the circuit performance up to specification. Tuning can be considered as a repair process whereby one or more of the circuit parameter values is altered to improve circuit performance. A repair operator. judging from the display of the performances, has to answer two questions: which parameters should be tuned, and how much tuning is required for each. The tuning process is highly empirical and depends on the experience of the operator. The employment of expert systems and machine learning has been proposed [I, 21. In this Letter, a neural network based computer-aided method of tuning circuits is proposed that aims to minimise dependency on the human judgment. This approach will be particularly valuable when multiple tuning parameters are involved. Experimental results show that a singlestage hackpropagation neural network suffers a long convergence period but does not produce an acceptable proportion of correct output classifications. Therefore, a two-stage network is proposed. The input to the neural networks includes a set of performance measurements such as frequency responses. The outputs from the respective neural networks are the selection of tuning parameters
